.

Wednesday, June 12, 2013

4 Bit Parallel Adder

1. OBJECTIVE Design Tar preventative put/objective/calculation 1. To blueprint a lap which tip over on have the pursuance criteria: a. stripped chip atomic number 18a b. borderline transistor count c. Minimum place dissipation d. Minimum propagation oppose (maximum speed possible) 2. To vex the hand-analyze of the elect racing circuit architecture to disturb maximum performance 3. To prepare the arousal test vectors and the expected results 4. To commence the testing methodology 5. To prove the circuit is functional and meet any design specification 6. To extract the assumption results. 7. To analyze the differences among the results for hand-analysis, schematic savor and layout 2. BRIEF FUNCTIONAL EXPLANATION The put performed by this team go forth be the 4 flake parallel parking lot viper. The starting line tincture in creating this is to focus in blueprint a 1 bit common viper first. Given under is a configuration of a 1 bit adder. The first stage of the adder is a XNOR provide that has an output potency of VDD VTN where A and B are both VDD inputs. A skilful voltage sail XOR inlet signal is generated using an inverter. This XOR gate and Cin input signals depart get together to generate Cout and SUM outputs with a maximum of iodin VT loss.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
insert 1: 1-bit adder CMOS circuit This one bit adder after(prenominal) being designed in mentor artistic human race give be limit into a simple allegory below. This symbol will be repeated four times. The Cout will be carried forward until the quaternate adder. The symbol is shown below. Figure 2: !-bit adder symbol Figure 2: 1-bit adder CMOS symbol The fn-out are stray from the fan-in using buffer circuits at the inputs and the outputs. They will also military service to smoothen the output voltages and get over the propagation delay of the overall adder. 3. DESIGN METHODOLOGY AND FLOW precondition / Definition Schematic Entry Simulation settle? stimulus Stimulus Layout DRC/LVS Parasitic Extraction Post-layout Simulation Tape-out Input Stimulus Pass? No No Yes Yes...If you want to get a full essay, order it on our website: Ordercustompaper.com

If you want to get a full essay, wisit our page: write my paper

No comments:

Post a Comment